


FIG. 3

Sw	INPUT	i1'	i2'	i3'	i4'	i5'	i6'
L	OUTPUT	i1	i2	i3	i4	i5	i6
H		i6	i5	i4	i3	i2	i1

FIG. 9 (PRIOR ART)



102

FIG. 6





FIG. 8
(PRIOR ART)

